View TDA7563_184033.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

TDA7563
MULTIFUNCTION QUAD POWER AMPLIFIER WITH BUILT-IN DIAGNOSTICS FEATURES
s s s s s
DMOS POWER OUTPUT NON-SWITCHING HI-EFFICIENCY HIGH OUTPUT POWER CAPABILITY 4x28W/ 4 @ 14.4V, 1KHZ, 10% THD, 4x40W EIAJ MAX. OUTPUT POWER 4x72W/2 FULL I2C BUS DRIVING: - ST-BY - INDEPENDENT FRONT/REAR SOFT PLAY/ MUTE - SELECTABLE GAIN 30dB - 16dB (FOR LOW NOISE LINE OUTPUT FUNCTION) - HIGH EFFICIENCY ENABLE/DISABLE - I2C BUS DIGITAL DIAGNOSTICS FULL FAULT PROTECTION DC OFFSET DETECTION FOUR INDEPENDENT SHORT CIRCUIT PROTECTION CLIPPING DETECTOR PIN WITH SELECTABLE THRESHOLD (2%/10%) ST-BY/MUTE PIN LINEAR THERMAL SHUTDOWN ESD PROTECTION
MULTIPOWER BCD TECHNOLOGY MOSFET OUTPUT POWER STAGE
FLEXIWATT27 ORDERING NUMBER: TDA7563
s s s s s s s
DESCRIPTION The TDA7563 is a new BCD technology Quad Bridge type of car radio amplifier in Flexiwatt27 package specially intended for car radio applications. Thanks to the DMOS output stage the TDA7563 has a very low distortion allowing a clear powerful sound. Among the features, its superior efficiency performance coming from the internal exclusive structure, makes it the most suitable device to simplify the thermal management in high power sets.The dissipated output power under average listening condition is in fact reduced up to 50% when compared to the level provided by conventional class AB solutions.This device is equipped with a full diagnostics array that communicates the status of each speaker through the I 2C bus.
BLOCK DIAGRAM
CLK ST-BY/MUTE
I2CBUS
Mute1 Mute2
DATA
VCC1
VCC2
Thermal Protection & Dump Reference Clip Detector
CD_OUT
IN RF
F
16/30dB
OUT RF+
Short Circuit Protection & Diagnostic
OUT RFOUT RR+
IN RR
R
16/30dB
IN LF
F
16/30dB
Short Circuit Protection & Diagnostic
OUT RROUT LF+
IN LR
R
16/30dB
Short Circuit Protection & Diagnostic
OUT LFOUT LR+ OUT LR-
Short Circuit Protection & Diagnostic
SVR
AC_GND
RF RR
LF LR
TAB
S_GND
PW_GND
May 2003
1/20
TDA7563
ABSOLUTE MAXIMUM RATINGS
Symbol Vop VS Vpeak VCK VDATA IO IO Ptot Tstg, Tj Operating Supply Voltage DC Supply Voltage Peak Supply Voltage (for t = 50ms) CK pin Voltage Data Pin Voltage Output Peak Current (not repetitive t = 100ms) Output Peak Current (repetitive f > 10Hz) Power Dissipation Tcase = 70C Storage and Junction Temperature Parameter Value 18 28 50 6 6 8 6 85 -55 to 150 Unit V V V V V A A W C
THERMAL DATA
Symbol Rth j-case Parameter Thermal Resistance Junction to case Value Unit C/W
Max.
1
PIN CONNECTION (Top view)
27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 TAB DATA PW_GND RR OUT RRCK OUT RR+ VCC2 OUT RFPW_GND RF OUT RF+ AC GND IN RF IN RR S_GND IN LR IN LF SVR OUT LF+ PW_GND LF OUT LFVCC1 OUT LR+ CD-OUT OUT LRPW_GND LR STBY TAB
D00AU1230
2/20
TDA7563
Figure 1. Application Circuit
C8 0.1F V(4V .. VCC) 2 DATA I2C BUS CLK C1 0.22F IN RF C2 0.22F IN RR C3 0.22F IN LF C4 0.22F IN LR S-GND 13 17 11 5 12 15 16 23 26 C7 3300F Vcc1 7 Vcc2 21 18 19 20 22 25 24 10 9 8 6 3 4 TAB + OUT LR + OUT LF + OUT RR + OUT RF
14
1, 27
47K C5 1F C6 10F CD OUT V
D00AU1231A
3/20
TDA7563
ELECTRICAL CHARACTERISTICS (Refer to the test circuit, VS = 14.4V; RL = 4; f = 1KHz; GV = 30dB; Tamb = 25C; unless otherwise specified.)
Symbol POWER AMPLIFIER VS Id PO Supply Voltage Range Total Quiescent Drain Current Output Power EIAJ (VS = 13.7V) THD = 10% THD = 1% RL = 2; EIAJ (VS = 13.7V) RL = 2; THD 10% RL = 2; THD 1% RL = 2; MAX POWER THD Total Harmonic Distortion PO = 1W to 10W; STD MODE HE MODE; PO = 1.5W HE MODE; PO = 8W PO = 1-10W, f = 10kHz GV = 16dB; STD Mode VO = 0.1 to 5VRMS CT RIN GV1 GV1 GV2 GV2 EIN1 EIN2 SVR BW ASB ISB AM VOS VAM TON TOFF VSBY VMU VOP IMU CDLK CDSAT CDTHD Cross Talk Input Impedance Voltage Gain 1 Voltage Gain Match 1 Voltage Gain 2 Voltage Gain Match 2 Output Noise Voltage 1 Output Noise Voltage 2 Supply Voltage Rejection Power Bandwidth Stand-by Attenuation Stand-by Current Mute Attenuation Offset Voltage Min. Supply Mute Threshold Turn ON Delay Turn OFF Delay St-By/Mute pin for St-By St-By/Mute pin for Mute St-By/Mute pin for Operating St-By/Mute pin Current Clip Det High Leakage Current Clip Det Sat. Voltage Clip Det THD level VSTBY/MUTE = 8.5V VSTBY/MUTE < 1.5V CD off CD on; ICD = 1mA D0 (IB1) = 1 5 D2/D1 (IB1) 0 to 1 D2/D1 (IB1) 1 to 0 0 3.5 7 20 0 0 300 10 15 Mute & Play 80 -100 7 Rg = 600 20Hz to 22kHz Rg = 600; GV = 16dB 20Hz to 22kHz f = 100Hz to 10kHz; Vr = 1Vpk; Rg = 600 50 100 90 110 2 100 0 7.5 5 5 100 8 20 20 1.5 5 VS 40 10 15 20 f = 1KHz to 10KHz, Rg = 600 50 60 29.5 -1 15.5 -1 50 15 60 16 35 25 55 40 8 170 40 28 22 62 46 35 72 0.03 0.02 0.15 0.2 0.02 60 100 30 130 30.5 1 16.5 1 100 30 0.1 0.1 0.5 0.5 0.05 18 300 V mA W W W W W W W % % % % % dB K dB dB dB dB mV mV dB KHz dB A dB mV V ms ms V V V A A A mV % Parameter Test Condition Min. Typ. Max. Unit
4/20
TDA7563
ELECTRICAL CHARACTERISTICS (continued) (Refer to the test circuit, VS = 14.4V; RL = 4; f = 1KHz; GV = 30dB; Tamb = 25C; unless otherwise specified.)
Symbol Parameter Test Condition D0 (IB1) = 0 TURN ON DIAGNOSTICS 1 (Power Amplifier Mode) Pgnd Short to GND det. (below this limit, the Output is considered in Short Circuit to GND) Short to Vs det. (above this limit, the Output isconsidered in Short Circuit to VS) Normal operation thresholds.(Within these limits, the Output is considered without faults). Shorted Load det. Open Load det. Normal Load det. Short to GND det. (below this limit, the Output is considered in Short Circuit to GND) Short to Vs det. (above this limit, the Output isconsidered in Short Circuit to VS) Normal operation thresholds.(Within these limits, the Output is considered without faults). Shorted Load det. Open Load det. Normal Load det. Short to GND det. (below this limit, the Output is considered in Short Circuit to GND) Short to Vs det. (above this limit, the Output is considered in Short Circuit to VS) Normal operation thresholds. (Within these limits, the Output is considered without faults). Shorted Load Det. Offset Detection Pow. Amp. mode Line Driver mode VO Power Amplifier in play, AC Input signals = 0 1.5 2 Power Amplifier in Mute or Play, one or more short circuits protection activated Vs -1.2 400 4.5 200 1.2 Power Amplifier in st-by 130 1.5 70 1.2 Power Amplifier in st-by 1.2 V Min. 1 Typ. 2 Max. 3 Unit %
Pvs
Vs -1.2
V
Pnop
1.8
Vs -1.8
V
Lsc Lop Lnop Pgnd
0.5
V
TURN ON DIAGNOSTICS 2 (Line Driver Mode)
Pvs
Vs -1.2
V
Pnop
1.8
Vs -1.8
V
Lsc Lop Lnop Pgnd
1.5
V
PERMANENT DIAGNOSTICS 2 (Power Amplifier Mode or Line Driver Mode)
Pvs
V
Pnop
1.8
Vs -1.8
V
LSC
0.5 1.5 2.5
V
I2C BUS INTERFACE SCL VIL VIH Clock Frequency Input Low Voltage Input High Voltage 2.3 400 1.5 KHz V V
5/20
TDA7563
Figure 2. Quiescent Current vs. Supply Voltage
Id (mA) 250 230 210 190 170 150 130 110 90 70 8 10 12 Vs (V) 14 16 18 Vin = 0 NO LOADS
Figure 5. Distortion vs. Output Power (4, STD)
THD (%) 10 STANDARD MODE Vs = 14.4 V RL = 4 Ohm 1
f = 10 KHz 0.1 f = 1 KHz
0.01 0.1
1 Po (W)
10
Figure 3. Output Power vs. Supply Voltage (4)
Po (W) 70 65 60 55 50 45 40 35 30 25 20 15 10 5 8 9 10 11 12 13 Vs (V) 14 15 16 17 18 THD = 1 % RL = 4 Ohm f = 1 KHz THD = 10 % Po-max
Figure 6. Distortion vs. Output Power (4, HI-EFF)
THD (%) 10 HI-EFF MODE Vs = 14.4 V RL = 4 Ohm f = 10 KHz 0.1 f = 1 KHz 0.01
1
0.001 0.1
1 Po (W)
10
Figure 4. Output Power vs. Supply Voltage (2)
Po (W) 100 90 80 70 60 50 40 30 20 10 8 9 10 11 12 Vs (V) 13 14 15 16 THD = 1 % RL = 2 Ohm f = 1 KHz THD = 10 % Po-max
Figure 7. Distortion vs. Output Power (2, STD)
THD (%) 10 HI-EFF MODE Vs = 14.4 V RL = 2 Ohm 1 f = 10 KHz
0.1 f = 1 KHz
0.01 0.1
1 Po (W)
10
6/20
TDA7563
Figure 8. Distortion vs. Frequency (4)
THD (%) 10
Figure 11. Supply Voltage Rejection vs. Freq.
SVR (dB) 90 80
1
STANDARD MODE Vs = 14.4 V RL = 4 Ohm Po = 4 W
70 60 50
0.1
40 30
0.01 10
STD & HE MODE Rg = 600 Ohm Vripple = 1 Vpk
100 f (Hz)
1000
10000
20 10
100 f (Hz)
1000
10000
Figure 9. Distortion vs. Frequency (2)
Figure 12. Power Dissipation & Efficiency vs. Output Power (4, STD, SINE)
Ptot (W) n (%) 90 STANDARD MODE Vs = 14.4 V RL = 4 x 4 Ohm f = 1 KHz SINE n 80 70 60 50 Ptot 40 30 20 10 0 10 12 14 16 18 20 22 24 26 28 30 Po (W) 90 80
THD (%) 10
1
STANDARD MODE Vs = 14.4 V RL = 2 Ohm Po = 4 W
70 60 50 40
0.1
30 20 10
0.01 10
100 f (Hz)
1000
10000
0 0 2 4 6 8
Figure 10. Crosstalk vs. Frequency
CROSSTALK (dB) 90 80
Figure 13. Power Dissipation & Efficiency vs. Output Power (4W, HI-EFF, SINE)
Ptot (W) 90 80 70 HI-EFF MODE Vs = 14.4 V RL = 4 x 4 Ohm f = 1 KHz SINE n (%) 90 80 n 70 60 50 Ptot 40 30 20 10 40 30 20 10 0 1 Po (W) 10
70 60 50 40 30 20 10 STANDARD MODE RL = 4 Ohm Po = 4 W Rg = 600 Ohm
60 50
100 f (Hz)
1000
10000
0 0.1
7/20
TDA7563
Figure 14. Power Dissipation vs. Average Ouput Power (Audio Program Simulation, 4)
Ptot (W) 45 40 35 30 25 20 15 10 5 0 0 1 2 Po (W) 3 4 5
CLIP START
Figure 15. Power Dissipation vs. Average Ouput Power (Audio Program Simulation, 2)
Ptot (W) 90
Vs = 14 V RL = 4 x 4 Ohm GAUSSIAN NOISE
STD MODE
80 70 60 50 Vs = 14 V RL = 4 x 2 Ohm GAUSSIAN NOISE
CLIP START
STD MODE
HI-EFF MODE
40 30
HI-EFF MODE 20 10 0 0 1 2 3 4 5 Po (W) 6 7 8 9
DIAGNOSTICS FUNCTIONAL DESCRIPTION: a) TURN-ON DIAGNOSTIC It is activated at the turn-on (stand-by out) under I2Cbus request. Detectable output faults are: - SHORT TO GND - SHORT TO Vs - SHORT ACROSS THE SPEAKER - OPEN SPEAKER To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (fig. 16) is internally generated, sent through the speaker(s) and sunk back.The Turn On diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I2C reading). If the "stand-by out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (power stage still in stand-by mode, low, outputs= high impedance). Afterwards, when the Amplifier is biased, the PERMANENT diagnostic takes place. The previous Turn On state is kept until a short appears at the outputs. Figure 16. Turn - On diagnostic: working principle
Vs~5V Isource I (mA) Isource Isink CH+ CHIsink
~100mS Measure time
t (ms)
8/20
TDA7563
Fig. 17 and 18 show SVR and OUTPUT waveforms at the turn-on (stand-by out) with and without TURN-ON DIAGNOSTIC. Figure 17. SVR and Output behaviour (CASE 1: without turn-on diagnostic)
Vsvr Out
Permanent diagnostic acquisition time (100mS Typ)
Bias (power amp turn-on)
Diagnostic Enable (Permanent)
t
FAULT event
Permanent Diagnostics data (output) permitted time
Read Data
I2CB DATA
Figure 18. SVR and Output pin behaviour (CASE 2: with turn-on diagnostic)
Vsvr Out
Turn-on diagnostic acquisition time (100mS Typ) Permanent diagnostic acquisition time (100mS Typ)
t
Diagnostic Enable (Turn-on) Turn-on Diagnostics data (output) permitted time Diagnostic Enable (Permanent)
FAULT event
Bias (power amp turn-on) permitted time
Read Data
Permanent Diagnostics data (output) permitted time
I2CB DATA
9/20
TDA7563
The information related to the outputs status is read and memorized at the end of the current pulse top. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for SHORT TO GND / Vs the fault-detection thresholds remain unchanged from 30 dB to 16 dB gain setting. They are as follows:
S.C. to GND
x
Normal Operation
x
S.C. to Vs
0V
1.2V
1.8V
VS-1.8V
VS-1.2V
D01AU1253
VS
Concerning SHORT ACROSS THE SPEAKER / OPEN SPEAKER, the threshold varies from 30 dB to 16 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 30 dB gain are as follows:
S.C. across Load
x
Normal Operation
x
Open Load
0V
0.5
1.5
70
130
D01AU1254
Infinite
If the Line-Driver mode (Gv= 16 dB and Line Driver Mode diagnostic = 1) is selected, the same thresholds will change as follows:
S.C. across Load
x
Normal Operation
x
Open Load
0
1.5
4.5
200
400
D01AU1252
infinite
b) PERMANENT DIAGNOSTICS. Detectable conventional faults are: - SHORT TO GND - SHORT TO Vs - SHORT ACROSS THE SPEAKER The following additional features are provided: - OUTPUT OFFSET DETECTION The TDA7563 has 2 operating statuses: 1 RESTART mode. The diagnostic is not enabled. Each audio channel operates independently from each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (fig. 19). Restart takes place when the overload is removed. 2 DIAGNOSTIC mode. It is enabled via I2C bus and self activates if an output overload (such to cause the intervention of the short-circuit protection) occurs to the speakers outputs . Once activated, the diagnostics procedure develops as follows (fig. 20):
10/20
TDA7563
- To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns back active. - Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started. - After a diagnostic cycle, the audio channel interested by the fault is switched to RESTART mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I2C reading. This is to ensure continuous diagnostics throughout the car-radio operating time. - To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over half a second is recommended). Figure 19. Restart timing without Diagnostic Enable (Permanent) - Each 1mS time, a sampling of the fault is done
Out
1-2mS 1mS 1mS 1mS 1mS
t
Overcurrent and short circuit protection intervention (i.e. short circuit to GND) Short circuit removed
Figure 20. Restart timing with Diagnostic Enable (Permanent)
1-2mS
100/200mS
1mS
1mS
t
Overcurrent and short circuit protection intervention (i.e. short circuit to GND) Short circuit removed
OUTPUT DC OFFSET DETECTION Any DC output offset exceeding +/- 2 V are signalled out. This inconvenient might occur as a consequence of initially defective or aged and worn-out input capacitors feeding a DC component to the inputs, so putting the speakers at risk of overheating. This diagnostic has to be performed with low-level output AC signal (or Vin = 0). The test is run with selectable time duration by microprocessor (from a "start" to a "stop" command): - START = Last reading operation or setting IB1 - D5 - (OFFSET enable) to 1
11/20
TDA7563
- STOP = Actual reading operation Excess offset is signalled out if persistent throughout the assigned testing time. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process. MULTIPLE FAULTS When more misconnections are simultaneously in place at the audio outputs, it is guaranteed that at least one of them is initially read out. The others are notified after successive cycles of I2C reading and faults removal, provided that the diagnostic is enabled. This is true for both kinds of diagnostic (Turn on and Permanent). The table below shows all the couples of double-fault possible. It should be taken into account that a short circuit with the 4 ohm speaker unconnected is considered as double fault.
Double fault table for Turn On Diagnostic S. GND (so) S. GND (so) S. GND (sk) S. Vs S. Across L. Open L. S. GND / / / / S. GND (sk) S. GND S. GND / / / S. Vs S. Vs + S. GND S. Vs S. Vs / / S. Across L. S. GND S. GND S. Vs S. Across L. / Open L. S. GND Open L. (*) S. Vs N.A. Open L. (*)
S. GND (so) / S. GND (sk) in the above table make a distinction according to which of the 2 outputs is shorted to ground (test-current source side= so, test-current sink side = sk). More precisely, in Channels LF and RR, so = CH+, sk = CH-; in Channels LR and RF, so = CH-, sk = CH+ . In Permanent Diagnostic the table is the same, with only a difference concerning Open Load(*) , which is not among the recognisable faults. Should an Open Load be present during the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle (i.e. at the successive Car Radio Turn on). FAULTS AVAILABILITY All the results coming from I2Cbus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out. To guarantee always resident functions, every kind of diagnostic cycles (Turn on, Permanent, Offset) will be reactivate after any I2C reading operation. So, when the micro reads the I2C, a new cycle will be able to start, but the read data will come from the previous diag. cycle (i.e. The device is in Turn On state, with a short to Gnd, then the short is removed and micro reads I2C. The short to Gnd is still present in bytes, because it is the result of the previous cycle. If another I2C reading operation occurs, the bytes do not show the short). In general to observe a change in Diagnostic bytes, two I2C reading operations are necessary. THERMAL PROTECTION Thermal protection is implemented through thermal foldback (fig. 21). Thermal foldback begins limiting the audio input to the amplifier stage as the junction temperatures rise above the normal operating range. This effectively limits the output power capability of the device thus reducing the temperature to acceptable levels without totally interrupting the operation of the device. The output power will decrease to the point at which thermal equilibrium is reached. Thermal equilibrium will be reached when the reduction in output power reduces the dissipated power such that the die temperature falls below the thermal foldback threshold. Should the device cool, the audio level will increase until a new thermal equilibrium is reached or the amplifier reaches full power. Thermal foldback will reduce the audio output level in a linear manner.
12/20
TDA7563
Figure 21. Thermal Foldback Diagram
Vout
TH. WARN. ON
Vout
TH. SH. START
TH. SH. END
Tj ( C)
< TSD
CD out
> TSD (with same input signal)
Tj ( C)
Tj ( C)
I2C PROGRAMMING/READING SEQUENCES A correct turn on/off sequence respectful of the diagnostic timings and producing no audible noises could be as follows (after battery connection): TURN-ON: PIN2 > 7V --- 10ms --- (STAND-BY OUT + DIAG ENABLE) --- 500 ms (min) --- MUTING OUT TURN-OFF: MUTING IN --- 20 ms --- (DIAG DISABLE + STAND-BY IN) --- 10ms --- PIN2 = 0 Car Radio Installation: PIN2 > 7V --- 10ms DIAG ENABLE (write) --- 200 ms --- I2C read (repeat until All faults disappear). OFFSET TEST: Device in Play (no signal) -- OFFSET ENABLE - 30ms - I2C reading (repeat I2C reading until high-offset message disappears).
13/20
TDA7563
I2C BUS INTERFACE Data transmission from microprocessor to the TDA7563 and viceversa takes place through the 2 wires I2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected). Data Validity As shown by fig. 22, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW. Start and Stop Conditions As shown by fig. 23 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. Byte Format Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first. Acknowledge The transmitter* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 24). The receiver** the acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDAline is stable LOW during this clock pulse. * Transmitter - master (P) when it writes an address to the TDA7563 - slave (TDA7563) when the P reads a data byte from TDA7563 ** Receiver - slave (TDA7563) when the P writes an address to the TDA7563 - master (P) when it reads a data byte from TDA7563
Figure 22. Data Validity on the I2CBUS
SDA
SCL DATA LINE STABLE, DATA VALID CHANGE DATA ALLOWED
D99AU1031
Figure 23. Timing Diagram on the I2CBUS
SCL I2CBUS SDA
D99AU1032
START
STOP
Figure 24. Acknowledge on the I2CBUS
SCL 1 2 3 7 8 9
SDA MSB START
D99AU1033
ACKNOWLEDGMENT FROM RECEIVER
14/20
TDA7563
SOFTWARE SPECIFICATIONS All the functions of the TDA7563 are activated by I2C interface. The bit 0 of the "ADDRESS BYTE" defines if the next bytes are write instruction (from P to TDA7563) or read instruction (from TDA7563 to P). Chip Address:
D7 1 1 0 1 1 0 0 D0 X D8 Hex
X = 0 Write to device X = 1 Read from device If R/W = 0, the P sends 2 "Instruction Bytes": IB1 and IB2. IB1
D7 D6 D5 D4 X Diagnostic enable (D6 = 1) Diagnostic defeat (D6 = 0) Offset Detection enable (D5 = 1) Offset Detection defeat (D5 = 0) Front Channel Gain = 30dB (D4 = 0) Gain = 16dB (D4 = 1) Rear Channel Gain = 30dB (D3 = 0) Gain = 16dB (D3 = 1) Mute front channels (D2 = 0) Unmute front channels (D2 = 1) Mute rear channels (D1 = 0) Unmute rear channels (D1 = 1) CD 2% (D0 = 0) CD 10% (D0 = 1)
D3
D2 D1 D0
IB2
D7 D6 D5 D4 D3 D2 D1 D0 X used for testing used for testing Stand-by on - Amplifier not working - (D4 = 0)Stand-by off - Amplifier working - (D4 = 1) Power amplifier mode diagnostic (D3 = 0)Line driver mode diagnostic (D3 = 1) X Right ChannelPower amplifier working in standard mode (D1 = 0)Power amplifier working in high efficiency mode (D1 = 1) Left ChannelPower amplifier working in standard mode (D0 = 0)Power amplifier working in high efficiency mode (D0 = 1)
15/20
TDA7563
If R/W = 1, the TDA7563 sends 4 "Diagnostics Bytes" to P: DB1, DB2, DB3 and DB4. DB1
D7 D6 D5 D4 Thermal warning active (D7 = 1) Diag. cycle not activated or not terminated (D6 = 0) Diag. cycle terminated (D6 = 1) X Channel LF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) Channel LF Normal load (D3 = 0) Short load (D3 = 1) Channel LF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Offset diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) Channel LF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) Channel LFNo short to GND (D1 = 0)Short to GND (D1 = 1)
D3
D2
D1
D0
DB2
D7 D6 D5 D4 Offset detection not activated (D7 = 0) Offset detection activated (D7 = 1) X X Channel LR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) Channel LR Normal load (D3 = 0) Short load (D3 = 1) Channel LR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) Channel LRNo short to Vcc (D1 = 0) Short to Vcc (D1 = 1) Channel LRNo short to GND (D1 = 0) Short to GND (D1 = 1)
D3
D2
D1 D0
16/20
TDA7563
B3
D7 D6 D5 D4 Stand-by status (= IB1 - D4) Diagnostic status (= IB1 - D6) X Channel RF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) Channel RF Normal load (D3 = 0) Short load (D3 = 1) Channel RF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) Channel RF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) Channel RF No short to GND (D1 = 0) Short to GND (D1 = 1)
D3
D2
D1
D0
DB4
D7 D6 D5 D4 X X X Channel RR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1) Channel R RNormal load (D3 = 0) Short load (D3 = 1) Channel RR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1) Channel RR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1) Channel RR No short to GND (D1 = 0) Short to GND (D1 = 1)
D3
D2
D1
D0
17/20
TDA7563
Examples of bytes sequence 1 - Turn-On diagnostic - Write operation
Start Address byte with D0 = 0 ACK IB1 with D6 = 1 ACK IB2 ACK STOP
2 - Turn-On diagnostic - Read operation
Start Address byte with D0 = 1 ACK DB1 ACK DB2 ACK DB3 ACK DB4 ACK STOP
The delay from 1 to 2 can be selected by software, starting from T.B.D. ms 3a - Turn-On of the power amplifier with 30dB gain, mute on, diagnostic defeat, CD = 2%.
Start Address byte with D0 = 0 ACK IB1 X0000000 ACK IB2 XXX1XX11 ACK STOP
3b - Turn-Off of the power amplifier
Start Address byte with D0 = 0 ACK IB1 X0XXXXXX ACK IB2 XXX0XXXX ACK STOP
4 - Offset detection procedure enable
Start Address byte with D0 = 0 ACK IB1 XX1XX11X ACK IB2 XXX1XXXX ACK STOP
5 - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4).
Start
s s
Address byte with D0 = 1
ACK
DB1
ACK
DB2
ACK
DB3
ACK
DB4
ACK
STOP
The purpose of this test is to check if a D.C. offset (2V typ.) is present on the outputs, produced by input capacitor with anomalous leackage current or humidity between pins. The delay from 4 to 5 can be selected by software, starting from T.B.D. ms
18/20
TDA7563
mm TYP. 4.50 1.90 1.40 0.90 0.39 1.00 26.00 29.23 17.00 12.80 0.80 22.47 18.97 15.70 7.85 5 3.5 4.00 4.00 2.20 2 1.70 0.5 0.3 1.25 0.50 inch TYP. 0.177 0.074 0.055 0.035 0.015 0.040 1.023 1.150 0.669 0.503 0.031 0.884 0.747 0.618 0.309 0.197 0.138 0.157 0.157 0.086 0.079 0.067 0.02 0.12 0.049 0.019
DIM. A B C D E F (1) G G1 H (2) H1 H2 H3 L (2) L1 L2 (2) L3 L4 L5 M M1 N O R R1 R2 R3 R4 V V1 V2 V3
MIN. 4.45 1.80 0.75 0.37 0.80 25.75 28.90
MAX. 4.65 2.00 1.05 0.42 0.57 1.20 26.25 29.30
MIN. 0.175 0.070 0.029 0.014 0.031 1.014 1.139
MAX. 0.183 0.079 0.041 0.016 0.022 0.047 1.033 1.153
OUTLINE AND MECHANICAL DATA
22.07 18.57 15.50 7.70
22.87 19.37 15.90 7.95
0.869 0.731 0.610 0.303
0.904 0.762 0.626 0.313
3.70 3.60
4.30 4.40
0.145 0.142
0.169 0.173
5 (Typ.) 3 (Typ.) 20 (Typ.) 45 (Typ.)
Flexiwatt27 (vertical)
(1): dam-bar protusion not included (2): molding protusion included
V C B V H H1 H3 H2 R3 R4 V1 R2 R L L1 A
V3
L4
O
L2
N
L3
V1
V2
R2 L5 G G1 F
R1 R1 R1 E
FLEX27ME
D
Pin 1
M
M1
7139011
19/20
TDA7563
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 2003 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com
20/20
(R)

▲Up To Search▲

Price & Availability of TDA7563

	To Download TDA7563 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .